基于SOC+FPGA的航管雷达终端综合记录系统设计
DOI:
CSTR:
作者:
作者单位:

作者简介:

通讯作者:

中图分类号:

TP334.1

基金项目:


Design of Integrated Recording System for Air Traffic Control Radar TerminalBased on SOC and FPGA
Author:
Affiliation:

Fund Project:

  • 摘要
  • |
  • 图/表
  • |
  • 访问统计
  • |
  • 参考文献
  • |
  • 相似文献
  • |
  • 引证文献
  • |
  • 资源附件
  • |
  • 文章评论
    摘要:

    针对航管雷达终端对显示画面、雷达视频、监控视频、台位语音、航迹数据、操控数据等信息的综合记录需求,对各类数据的特征和应用场景进行了研究,采用了以集成ARM A9处理器和视频编解码引擎的SOC为主,高性能FPGA为辅的综合记录系统架构,高速、高集成度电路设计方法和模块化、并行化的软件设计方法,高效、灵活的音视频压缩算法,实现了一种基于SOC+FPGA的航管雷达终端综合记录系统。解决了现有记录系统数据记录信息不完整、记录时长短、设备量大等问题。经实际产品测试,该综合记录系统满足了航管雷达终端记录的各项功能、性能指标,具备产品推广应用的条件。

    Abstract:

    Aimed at the integrated recording demands of air traffic control radar terminal such as display video, radar video, monitoring video, seat audio, track data and manipulating data, the features and application scenarios of these data were researched. An integrated recording architecture that SOC contained ARM A9 processor and video encoding/decoding engine was took as dominant factor and high performance FPGA as supplementary factor was adopted. A design method based on high speed, high density circuits and modeling, parallelization software was introduced. An efficient audio and video compression algorithm was used. An integrated recording system for air traffic control radar terminal based on SOC and FPGA was implemented. Some problems of existing recording system were resolved, such as incomplete recording information, short recording time, large amount of equipment and etc. According to the result of product testing, the integrated recording system can fully meet the requirements of technical specifications and can be popularized in actual product.

    参考文献
    相似文献
    引证文献
引用本文

杨东华,蔡委哲,王志祥,刘楠.基于SOC+FPGA的航管雷达终端综合记录系统设计计算机测量与控制[J].,2019,27(5):271-275.

复制
分享
文章指标
  • 点击次数:
  • 下载次数:
  • HTML阅读次数:
  • 引用次数:
历史
  • 收稿日期:2018-11-06
  • 最后修改日期:2018-12-02
  • 录用日期:2018-12-03
  • 在线发布日期: 2019-05-15
  • 出版日期:
文章二维码